Use low voltage circuits with moderate values of resistance. Use balanced circuits such as differential amplifiers in which gain is dependent upon resistor ratios. Place resistors and transistors which must track with temperature a t equal temperature points in the chip. Connect substrate t o the most negative supply in the circuit to reduce substrate capacitance. Use resistors as underpasses. Place all conductors over heavy oxide layers to reduce capacitance and increase voltage breakdown on conductor runs. Allow adequate spacing between conductor runs. Use short distance conductor runs for all high impedance connections. Isolate all conductor pads with p-n junction and place over heavy oxide layers to reduce capacitance. 
14) Cross isolation regions with minimum conductor

15)
The Effects of Oxide Traps on the MOS Capacitance
Absfracf-The trapping of electrons and holes at a semiconductor surface by traps located in the oxide adjacent to the semiconductor has been considered. It is shown that the effective capture cross section of an oxide trap viewed by a carrier at the semiconductor surface is reduced by a factor which increases exponentially with the distance the trap is located from the interface. A pseudo-Fermi function in this position variable is developed which gives the probability that a trap will be filled (or emptied) in a measurement time, T , .
The trapping kinetics developed in the first part of the paper are applied to yield the full frequency and bias dependence of an M O S capacitor for an arbitrary spatial and energy trap distribution. Specific examples are given and the problem of voltage hysteresis is dealt with quantitatively. The conclusion is that very little information about the energy distribution and capture cross sections of the oxide traps is obtained from the analysis of MOScapacitance curves.
I. INTRODUCTION
VER SINCE the pioneering experiment of Shockley and Pearson [l] confirmed the existence of surface states at a semiconductor surface, much work From this work, primarily with germanium, it became customary to divide the surface states into two groups: fast states that reside on the semiconductor surface, and slow states that reside on the oxide which normally covers the surface of a semiconductor. Since this oxide on germanium is generally between 10 and 40 A thick, transfer of charge can take place between the slow states and the semiconductor by tunneling through the barrier or by thermal excitation over the barrier, producing long response times. The large density of slow surface states, controlled largely by the ambient conditions and surface preparation, generally determines the surface potential of the semiconductor.
The use of silicon for many commercial semiconductor devices has produced a wealth of technology concerned with the preparation of clean, passivated silicon surfaces. By properly producing a thermally grown silicon-dioxide layer over the silicon surface [16], the density of traps and recombination centers at the interface (fast states) can be greatly reduced. Since the SiO, films are generally
thicker than 200 8, there is little charge transfer directly between the semiconductor and the "slow states." The electronic properties of the silicon surface are now sensitive to the trap structure in the oxide and the terminology, "slow and fast states" no longer applies.
It is the purpose of this paper to analyze the effects of these traps in the oxide on the behavior of MOS (MetalOxide-Semiconductor) structures. I n particular, we shall show that the presence of these oxide traps can lead to erroneous interpretations of MOS capacitance measurements used to find the distribution in energy of surface states. I n addition, we shall discuss the effect of these traps on the frequency response of MOS capacitors and the voltage hysteresis associated with capacitance measurements.
The structure considered in this paper is a metal-silicon dioxide-silicon sandwich and all numerical calculations will assume the parameters associated with these materials. However, the equations derived will be applicable to all materials which can be prepared to yield a low density of interface states. The oxide will be represented by a perfect insulator containing a spatial distribution of traps, whose energy distribution is arbitrary. Space-charge effects, tunnel-current effects, and the effects of polarized molecules are assumed to be negligible [17] . The influence of mobile charges in the oxide is omitted.
DETAILS OF OXIDE TRAPPING
A clear understanding of the effects of traps and recombination centers on the photoconductive gain-bandwidth product and response time of insulators is now available [IS] . These traps are located in the bulk of the photoconductor and have energy levels which place them in the forbidden gap. We extend the concepts presented by Rose 1181 to traps and recombination centers located in the oxide adjacent to a semiconductor. It is clear that the electrons reach these trapping sites by quantum mechanical tunneling, but a detailed analysis of this mechanism [19] , 1201 would involve knowledge about the trap structure. Since this information is unavailable, a semiclassical approach will be taken in which the details of the trapping sites are included in an average capture cross section, u.
Consider the problem of an electron impinging upon a barrier of height W as shown in Fig. 1 where
An electron with energy &o approaching the barrier from the left may be described by the wave packet
where A ( k ) is peaked about ko, and Rw = & = RZkZ/2m*. The stationary phase argument places the peak of the incoming packet at
where 5 is the group velocity of the packet.
The reflected packet is simply,
and its peak is located a t Equation (8) may be interpreted as follows: the packet enters the barrier and emerges after a delay of T seconds, where
T = : VKo
The penetration depth is simply l/ti,, since the packet travels twice this distance in T seconds; typically T M s for an electron traveling a t thermal velocity impinging upon a 1 eV barrier.
For the following calculation, we will assume that an electron spends T seconds in the classically forbidden region and during that time interval, the wave function will be taken as, where the coefficient in (10) insures normalization; i.e., the entire electron is localized in the oxide during this interval. Actually, the amplitude of the wave function gradually increases and then decreases as the packet is reflected from the barrier, but the step approximation assumed here should only alter the numerical coefficient of the subsequent results. Also, the use of one decay constant K~ for all components of the wave packet is not restrictive, since the packet is assumed to be peaked about k = k , for the stationary phase argument to be valid.
With this assumed model, the probability that an electron impinging upon the oxide will get caught in a trap located in the region Ax about x is, where 7, is the lifetime of an electron in the oxide and T / T , is the probability that an electron will be trapped in time T (for T, >> 7'). Actually, the wave function chosen does not represent a free electron wave packet and the mean lifetime of an electron in a classically forbidden region is not the same as that of a free electron. However, this can be incorporated into the numerical value of the capture cross section which will be assumed to be energyindependent in this first-order trapping theory.
The total number of electrons trapped per square centimeter per second (by traps located at x) is simply, where n, is the concentration at the surface and fI is the average thermal speed of the nondegenerate free electron gas in the semiconductor.
There are several assumptions implicit in (12). By using the random current density for electrons (n,fI/4) we are assuming that every electron approaching the interface, irrespective of its direction of approach or its total energy, may be described by the same "penetration function" given in (10).
The justification for this assumption i s that the decay constant K in ( 2 ) is insensitive to the energy associated with motion in the x direction. Since the barrier potential is a function of x only,
where &, is the ((x directed energy" for an electron and E, 5 8, the total energy of an electron. Practically all the electrons are near the bott,om of the conduction band in the semiconductor and if the barrier is sufficiently high so that & << W -8, to a good approximation, we can neglect & in comparison with W and to first order the decay constant is the same for all electrons.
I n this paper we shall assume the barrier is sufficiently high to satisfy this condition. For a barrier of approximately one eV, the decay constant is such that
A second assumption we shall make is that the mean thermal speed of the free electron gas is equal to the group velocity of the wave packet as defined implicitly in (6).
Since AS, is the number of electrons captured per square centimeter per second in the region Ax about x, ASJAx is the rate a t which electrons are captured into traps per unit volume at x. Thus, dn,
( 15) where n, and p , are the concentrations of filIed and empty traps, respectively.
Substitution for T and p(x) and the use of the relation
( 1 6) where un is the capture cross section of a trap for an electron in the oxide, yields
From (17) it is apparent that the time constant of the traps 7, is r , = (nsfIu,J1 (18) and, most importantly, the capture cross section of a trap located a distance x from the interface into the oxide is reduced by the factor e-2xQz when viewed by an electron at the semiconductor surface.
It is important to distinguish between the electron life time and the trap time constant as used in this paper. The life time of an electron r, is the mean time before an electron is captured. It depends upon the number of available (empty) traps p , as indicated in (16). The time constant of a trap T~ is the mean time before the trap captures an electron. It depends on the concentration of electrons available for trapping as indicated in (18), and is independent of the number of traps.
It will be shown subsequently that rt (not T,) is the meaningful quantity to use when discussing the frequency response of the traps; hence, the time constant of a trap is not an inherent property of the trap but depends on the surface density of free carriers.
SMALL SIGNAL TRAP RESPONSE
The relationships derived previously will be extended to both hole and electron trapping, and (19) will be used to describe the effective capture cross section. The method used below is similar to McWhorter's analysis for l/f noise [15] .
As shown by Sah, et a] ., [22] , the rate of change of the electron density in traps having capture cross sections un and u p (for electrons and holes, respectively), and an energy level I , is (see Fig. 2 
rate of filling will decrease. To a first approximation we emission (the p , term). As the traps become filled, the and N , and N , are the effective densities of states in the conduction and valence bands of the semiconductor, respectively. The first two terms on the right-hand side of (20) represent electron capture from and electron emission to the conduction band of the semiconductor, respectively; the last two terms describe hole capture from and hole emission to the valence band, respectively.
Throughout the rest of this paper, we will assume uPz = a , , = a , , and invoke thermal equilibrium statistics in the semiconductor' to give
If we consider small deviations from an average value i.e., n, = nt, + an,, etc., and replace d/dt by j ,, (26) be-
assume an exponential rise in the trap population with the time constant 7 as defined in (30).
where r That is, we assume that eventually the traps will reach their thermal equilibrium occupancy as described by the Fermi function.
We ask now for the occupancy of the traps at energy E , after a time T , which is defined to be the measurement time in an experiment. Thus at T,, From the definitions of r given in (30) and az = us* given in (19),
It is convenient to define a distance x, associated with T, as 1 2%
x, G -In TTm4ns + P J I The function g(x, &,) is plotted in Fig. 3 for x, = 15 8'
The transition from g w 1 t o g 0 occurs at x = x, over a width of Ax w 5(1/2K,). As we saw in (14) this width of the order of 5 for a barrier approximately 1 eV high. We may interpret the function g(x, €,) as a pseudoFermi function in the variable x, or as the probability that a trap of energy 8 , at x will have its thermal equilibrium occupancy. Because of the relatively sharp functional dependence of g on x, we can see that essentially those traps at x > x, will not be occupied in the measurement time T,, while those at x < x, will have their equilibrium occupancy. Note that x, depends upon the electron concentration a t the surface and hence on the temperature.
For a general distribution of oxide traps K , (z, E , ) in units of eV-', the total number of filled traps N , , per unit surface area is
where w,, is the oxide thickness. The integral will be a function of the position of the Fermi level IF.
It is interesting to note that both the small signal trap time constant 7, and the depth x, to which the traps can be filled in the given measurement time depend upon the temperature through n,, p,, n,, and p l even though a tunneling process has been invoked to account for the capture process.
Just as there is a maximum depth x, to which traps can be filled during a measurement time T , after the position of the Fermi level is raised by the application of a voltage, there is a maximum depth x, to which they can be emptied in the same measurement time after the Fermi level is lowered. By using an argument for hole capture analogous t o that for electron capture, we find
Essentially all traps above the Fermi level will be emptied to a depth x, in the time T,.
The fact that x, < x, under certain bias conditions leads to hysteresis effects which will be considered in the examdes of surface state calculations in Section VII.
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V. FIELD DEPENDENCE OF EFFECTIVE SURFACE STATE DENSITY
Since a trapping site resides in the oxide, its energy level (with respect to the bottom of the semiconductor conduction band) will be a function of the electric field in the oxide as well as of the distance x. This is indicated in Fig. 4(a) , where a monoenergetic trap level is assumed to exist in the oxide when no field is present. A consequence of this effect is that the single trap level shown in Fig. 4(a) gives rise to a uniform density of surface states (as seen from the semiconductor) which depends on the electric field E,, in the oxide. Explicitly, the density of surface states is N , is the volume density of traps, and x,, is the effective surface state density in units of em-' -eV-'. Numerically, a trap density of 10" under an applied electric field of lo6 V/cm gives rise to an effective density of 10l2 ern-' -eV-', which is a typical surface state density. The energy range over which this density exists may be estimated as follows. Since the trapso can be filled to a depth x, which is typically about 20 A, then, (42) which is about one-fifth of the forbidden gap in silicon. Experimentally, a trap level of this kind will give rise to an effective surface state density as shown in Fig. 4(b) .
The fact that the trapped charze resides in the oxide.
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and not a t the interface, will have a negligibly small effect on the voltage drop across the oxide. To see this, note that the particular solution to Poisson's equation for a uniform density of bound charge eN can be written as or (44) for a judicious choice of origin. Here fi is the electrical potential, E,, is the permittivity of the oxide, and X, , is a Debye length based on, the charge density e N . For N = 10'' cm-', X, , = 10 A. Thus if these traps are filled to a depth of 20 A into the oxide, e+/kT N" 4.
I n practice this is a negligibly small correction. Thus for computing the total voltage drop across the oxide, all the charge in surface states will be assumed to exist at the silicon silicon-dioxide interface.
VI. CAPACITANCE OF AN MOS STRUCTURE
Now that the details of carrier trapping have been investigated, the full frequency and voltage dependence of the capacitance of an MOS structure will be determined.
The capacitance and potential profiles associated with a trap-free semiconductor surface have been studied by Garrett and Brattain [23] , and others [241-[26] , but the fundamental equations will be briefly rederived here to establish the notation. We will assume that the zero-bias thermal equilibrium situation leaves the semiconductor bands flat (no net charge in surface states) and that the contact potential between the metal and semiconductor is zero. Inclusion of a finite surface state charge and a nonzero contact potential merely offsets the total voltage but adds no physical significance. The bulk of the p-type silicon will be maintained a t ground potential; its surface potential will be 9. and the potential of the metal electrode will be V .
Before proceeding with the details of the calculations, consider the following expression for the capacitance. By Gauss's law,
where Cox is the oxide capacitance per unit area and Qtot is the total charge per unit surface area in the semiconductor surface and the oxide traps. Since (54) gives, which is shown in Fig. 6 .
The specific functional forms of V,, and dV,,/dJ., will depend on the energy distribution assumed for the oxide traps. These equations will be worked out in detail for the examples chosen in Section VII. However, the frequency response of both the semiconductor capacitance and the surface state capacitance can be discussed without reference to a specific distribution of surface states. When the surface potential fis is negative, an accumulation of holes exists at the surface. Since an ohmic contact is presumed to exist at the back of the semiconductor wafer, any change in the hole concentration called for by a change in applied voltage can be supplied in a time of the order of the dielectric relaxation time. For p-type silicon ( N , = l O I 4 emp3), this time is about lo-'' seconds.
Hence, the accumulation layer can easily follow the applied signal for commonly used test frequencies, up to 10' radians per second.
When J., is made positive, an accumulation of electrons (minority carriers) exists and for sufficient bias, most of the semiconductor charge is carried by electrons. The frequency response of this inversion layer has been discussed by Pfann and Garrett [26] , Lehovec et al. [lo], [27] , and most recently by Hofstein [28] . Hofstein has shown that this response is typically as low as 1 to 100 c/s for 10 ohm-cm silicon, but under certain conditions may be much higher. For example, in p-type silicon thermally oxidized in wet oxygen to produce an n-type inversion layer the response may be as high as 100 kc/s.
Since the purpose of this paper is to investigate the effects of oxide traps on the capacitance of the MOS structure, we will assume that the space charge in the semiconductor, whether in an accumulation or inversion layer, can follow the test signal and stay in thermal equilibrium with the bulk of the semiconductor. Thus we shall assume that (dV,,/dfi,) given in (57) is independent of frequency.
3 The notation 2.00 -1 is synonomous with 2.00 X lo-', etc. On the other hand (dVaa/d+bs) will depend on frequency. From (48)
where N , , is given by (39). Thus
To evaluate this derivative assume a small sinusoidal test signal of frequency co and amplitude SV, resulting in a sinusoidal variation of the surface potential at the same frequency with amplitude 6J.,. Since we have assumed that the surface charge remains in thermal equilibrium with the bulk, the charge concentration a t the surface will also have the same sinusoidal variation with amplitude an, and no phase delay.
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April However, the variation in occupancy 6nt of that group of states K t ( x , Et)AxA&t will vary with frequency as we have already discussed in (28), which can be rewritten as4
where G F o is the position of the Fermi level for the given applied bias voltage. Notice that only the quantity in the first bracket is differentiated.
Of the three factors in this bracket, K t is independent of but both f and g are dependent on 11. . through their dependence on the instantaneous Fermi level G F . Thus we can make the transformation
From (35) and (38) we notice that g is a function of the Fermi energy only through x, which depends on the surface concentration of electrons n,. Because x, is essentially the maximum depth to which traps can be filled in the measurement time T , (typically 120 seconds), x, can not follow the applied signal, which may have a typical period of less than 10-1 second. Therefore, The factor a f / a E F ia peaked around Et = E F O with a spread of several IcT.
Physically, this result says that only those trap states which are within a few kT of the dc position of the Fermi energy can contribute to the surface state capacitance, Those states several k T above will never be occupied by electrons, while those several IcT below will always be fully occupied during the period of the test signal provided they are within a distance x, of the interface. Because dV,,/d$, is frequency dependent, the MOS capacitance will be frequency dependent. Moreover, since the small signal time constant 7, depends upon the applied bias through the frequency dependence will itself be a function of the bias. Therefore, no real information about the traps can be obtained by analyzing the experimental capacitance versus applied voltage curves measured at an arbitrary frequency.
a resistive component to the MOS capacitance.
* The phase delay associated with this frequency factor will add As pointed out by Lehovec et al. [lo], one should measure the C vs. V curve a t a sufficiently high frequency that none of the trap states can follow the applied signal. (However, this signal frequency must be sufficiently low so that the charge in the space charge layer can follow the test signal.) If these conditions can be met, the BIOS capacitance will be where C (11.., a ) represents the capacitance measured a t this appropriate frequency. This is the same capacitance that would be measured a t a lower frequency in an identical structure with no surface states.
A plot of this capacitance, normalized to C,,, as a function of the applied voltage V for a p-type silicon silicondioxide structure with no surface states and with w,, = 200 8, N , = 1014 c111-~ is shown in Fig. 7 . It is evident from (57) that dV,,/d$, is a function of J., only (for a given structure at a fixed temperature). Since dV,,/d$, is uniquely determined (65), for each value of C($,, the "high frequency" capacitance measured experimentally uniquely determines the surface potential for each value of applied voltage V . From (54), which is plotted in Fig. 5 , the potential equivalent V,, of the charge in the space charge layer can be determined for each value of and hence for each value of applied potential. Finally, from (48) V,, can also'be determined for each value of applied potential.
Basically, the high frequency C vs. V curve differs from the theoretical curve with no surface states by the additional voltage drop V,, which is taken up by the total charge in the surface states. Hence, by comparing the Heiman and Warfield: Oxide actual voltage with the theoretical voltage for each value of capacitance (it., for each +s), one can determine from (48) the total number of electrons per unit area N , , that can be trapped in a time T , as a function of surface potential. The derivative, dN,,/d(e&.,), is the effective surface state density X,,. Generally, T , is several minutes and the high fyequency measurements yield the density of surface states that can respond within several minutes or less. This procedure for determining the effective surface state density is employed in one of the examples in Section VII.
The slight assymmetry in the theoretical C vs. V curve shown in Fig. 7 points out an interesting practical consideration. When measuring the C vs. V curve of a high resistivity sample, it is difficult to differentiate between an n-type sample, and a p-type sample containing an ntype inversion layer a t zero bias due to the presence of positively charged surface states. However, it is shown by Heiman et al. [29] that the slope dC/dV of the high frequency C vs. V curve evaluated in the valley, is negative for p-type material and positive for n-type material.
VII. EXAMPLEX OF SURFACE STATES CALCULATIONS
I n this section several specific forms for the energy distribution of traps with a uniform spatial distribution through the oxide will be assumed. For each distribution we shall calculate the MOS capacitance as a function of the applied potential.
Example 1-Monoenergetic Trap Level
We assume that in the absence of an electric field in the oxide there is a monoenergetic trap level at an energy with a uniform spatial concentration N , . When there is a field E,, in the oxide, the energy &, of a trap depends upon its distance from the interface. From Fig. 4(a) , it is apparent that
provided the electric field is uniform within the oxide. At a given x there are traps of only one energy. Conversely, traps of a given energy will be found only at one value of x.
The trap distribution function for this case may be expressed most conveniently in terms of a delta function in terms of either 6, or x. Because of the order of integration used to evaluate the integrals, it is more convenient to use 6, as the variable. Thus, (67) with the usual conditions e m Traps and MOS Capacitance 175 curves, which are considered in Example 2, will be avoided by performing the calculations only for increasing values of the surface potential. If we use (67) in the integral of (39), the integral over 6, may be evaluated through the use of (69) to yield
This integral was evaluated on a digital computer5 and the result is shown in Fig. 8 It is significant that the total number of trapped electrons continues to increase even when the Fermi energy moves well above Et,. This happens because x, increases when the electron concentration at the surface increases as the Fermi level continues to rise.
I n performing the integration over x, the dependence of the electric field in the oxide on the total number of electrons trapped in the oxide was taken into account by an iterative procedure in the computer program. That is, the initial calculation of N , , was carried out using a field based on no trapped charge. From this initial value of N , , a new magnitude of field was calculated and this new field was then used to calculate a second value for N,,, etc. This iteration was terminated when self-consistent values of N , , and E,, were obtained.
To compute the MOS capacitance we evaluate (64) using (67) for K,. After integrating over 6, using (69), we used a digital computer to evaluate the remaining integral over x, with the surface potential as a parameter. This result was then used in (50) to compute the normalized MOS capacitance C/C,,. The result, for a signal frequency w = lo4 r/s is shown in Fig. 9 .
Example %' -Hysteresis Egects
Consider an MOS capacitor fabricated on p-type silicon. We start the calculation of the C vs. V curve with a large negative voltage on the metal electrode so that a heavy accumulation layer of holes exists at the silicon surface.
If this voltage is applied for a sufficiently long time, all the oxide traps will be empty because of hole capture from this accumulation layer. If we assume the oxide traps are of the acceptor type, so that each center is neutral when empty, there will be no net charge in the oxide at the start of the "measurements."
As the electrode voltage is made more positive, the Fermi level will move toward the conduction band and the traps will fill. For any specific value of F F the total number of electrons in traps, designated Na8(T) to indicate the number for increasing bias, will be given by (39).
With the maximum applied positive bias, the traps below the maximum Fermi level are filled to a maximum 
where f" and gm are evaluated a t GF,.
A s the applied bias is now decreased, the Fermi level moves back toward the valence band. The traps begin to empty by hole capture and electron emission. For any given position of the Fermi level the number of occupied states is now given by
where f' is the Fermi function for holes and g' is the pseudoFermi function for holes; i.e.,
where x, was defined by (40).
If xe < x , , for a given value of surface potential, the magnitude of Nss(T) as found from (39) will be smaller than Na8(L) found from (72). Therefore, the magnitude of V,,, when gS was established by increasing the applied voltage from a large negative value, will be smaller than its magnitude when +, was established by decreasing the applied voltage from the maximum positive bias. The spread between these two magnitudes depends upon the maximum applied bias.
The magnitudes of N , , given by (39) and (72) were calculated for a system in which the oxide traps were distributed uniformly in energy throughout the forbidden gap of silicon and had a uniform spatial distribution with a total spatial concentration of 10'' C M -~. I n the computer solutions it was assumed that T , = 120 seconds, u = lo-'' cm', N , = N , = 2.5 by 10'' and (1/2K,) = 1 8. The applied voltage was varied over a range sufficient to sweep the Fermi level a t the surface of the silicon from the valence to the conduction bands. From the computed values of N,,, the surface state potential V,, was calculated and the results are plotted in Fig. 10 .
The dependence of the trap distribution function on the electric field in the oxide was omitted in these calculations. Since the zero-field distribution is assumed to be uniform in both position and energy, the electric field cannot change this distribution provided the field is uniform throughout the oxide.
To find the MOS capacitance as a function of bias for increasing bias we carried out the calculations called for by (64) (at w = lO"r/s) and then used this calculated value for dV,,/d+, in (50) to give the normalized capacitance curves. This result is plotted in Fig. 11 as the curve for increasing V.
The analogous calculation for decreasing bias starts with the calculation of where the response time of the traps must be included in the expression for d N a s ( L ) .
Thus,
In writing (76), K , was removed from the integral because it is a constant in both E , and x, and, g '(x, &,) was not differentiated for the same reasons given in the argument leading to (64). Using the computer solution for (76) in (50) leads to the curve for decreasing V shown in Fig. 11 ; the hysteresis in voltage is evident.
Example 3-Experimental Defemination of Surface State Density
I n this example we will use the computer to simulate the analysis of MOS capacitance vs. voltage measurements in order to extract the effective surface state density in accordance with the procedure described at the end of Section VI. We will assume a uniform spatial distribution of acceptor-type traps whose energy distribution is peaked about the midgap energy. For convenience, let Kt(&,) 
We will avoid the hysteresis effect by performing the ((measurements" for increasing $J, only. We will also neglect the field-dependence of K,. As yet we have not succeeded in carrying out the calculations taking this dependence into account. While the neglect of this fielddependence will result in a curve for N , , which differs in detail from the correct curve, it will not change the gross features of the curve which are of physical interest. A more accurate computation is now being attempted.
Direct substitution of this distribution into (39), (641, and (50) T , = 120 s and u = lo-'' cm2 were chosen. It is seen that a frequency of lo6 r/s is sufficiently high so that the capacitance is no longer frequency dependent. The procedure calls for one to compare the total voltage of the experimental curve with the theoretical voltage if no surface states were present a t each high frequency capacitance value. It is clear from (48) that this will just yield V,,, the voltage equivalent of the total surface state charge. In Fig. 13 , we have plotted the total number of trapped electrons as a function of surface potential, which was determined by substituting the sinusoidal distribution given above into (39). If one assumes that all of this charge resides in interface states and ignores the possibility of oxide traps, then the derivative of this curve, dN,,/d(e$J,) is the surface state density. This differentiation was carried out and the result appears in Fig. 14. There is little resemblance between this curve and the sinusoidal energy distribution originally assumed. Actually, the assumed distribution has its maximum density a t midgap and is symmetrical about this energy, whereas the effective surface state density is assymmetrical about the midgap energy and exhibits a minimum density there! The physical explanation for this type of result is clear.
Since the depth x, depends on the hole and electron concentrations at the surface, it is a minimum when the Fermi level is a t midgap and only those traps located near the interface can communicate with the semiconductor in two minutes. There are insufficient carriers available for either hole or electron capture into traps away from the interface and these traps are located too far from either band edge for hole or electron emission. In fact, it is possible for x, to be zero over a range of surface potential for a wide band-gap material; i.e., it is impossible t.0 alter even the interface state occupations in several minutes when the Fermi level is near the center of the forbidden gap. 
